

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number	10602292
Filing Date	2003-06-24
First Named Inventor	Michael B. Doerr
Art Unit	2181
Examiner Name	Meonske, Tonia L.
Attorney Docket Number	5860-00101

U.S. PATENTS

[Remove](#)

Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear
TLMD	1	4720780		1988-01-19	Doloecek	
	2	4922418		1990-05-01	Doloecek	
	3	4493048		1985-01-08	Kung, et al.	
	4	4807183		1989-02-21	Kung, et al.	
	5	5634043		1997-05-27	Self, et al.	
	6	5805915		1998-09-08	Wilkinson, et al.	
	7	5963746		1999-10-05	Barker, et al.	
	8	6421772		2002-07-16	Maeda, et al.	

If you wish to add additional U.S. Patent citation information please click the Add button.

[Add](#)

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number	10602292
Filing Date	2003-06-24
First Named Inventor	Michael B. Doerr
Art Unit	2181
Examiner Name	Meonske, Tonia L.
Attorney Docket Number	5860-00101

U.S.PATENT APPLICATION PUBLICATIONS							Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1							
If you wish to add additional U.S. Published Application citation information please click the Add button.							Add	
FOREIGN PATENT DOCUMENTS							Remove	
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ² i	Kind Code ⁴	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T ⁵
	1							<input type="checkbox"/>
If you wish to add additional Foreign Patent Document citation information please click the Add button							Add	
NON-PATENT LITERATURE DOCUMENTS							Remove	
Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.						T ⁵
TLMD	1	Agarwal, "Raw Computation," Scientific American, August 1999, 5 pages.						<input type="checkbox"/>
↓	2	Waingold et al., "Baring It All to Software: Raw Machines," IEEE Computer, September 1997, 8 pages.						<input type="checkbox"/>
	3	Taylor et al., "The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs," IEEE Micro, March-April 2002, 11 pages.						<input type="checkbox"/>
	4	Lee et al., "Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine," Proceedings of the Eighth International Conference on Architectural Support for Programming Language and Operating Systems (ASPLOS-8), October, 1998, 11 pages.						<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number		10602292
Filing Date		2003-06-24
First Named Inventor	Michael B. Doerr	
Art Unit	2181	
Examiner Name	Meonske, Tonia L.	
Attorney Docket Number	5860-00101	

TLMD	5	Barua et al., "Compiler Support for Scalable and Efficient Memory Systems," IEEE Transactions on Computers, November 2001, 32 pages.	<input type="checkbox"/>
	6	Lee et al., "Convergent Scheduling," Proceedings of the 35th International Symposium on Microarchitecture (MICRO-35), November 2002, 12 pages.	<input type="checkbox"/>
	7	Babb et al., "Parallelizing Applications into Silicon," Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines '99 (FCCM '99), April 1999, 11 pages.	<input type="checkbox"/>
	8	Babb et al., "The RAW Benchmark Suite: Computation Structures for General Purpose Computing," IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '97), April 1997, 10 pages.	<input type="checkbox"/>
	9	Babb et al., "Solving Graph Problems with Dynamic Computation Structures," SPIE Photonics East: Reconfigurable Technology for Rapid Product Development & Computing, November 1996, 12 pages.	<input type="checkbox"/>
	10	Frank et al., "SUDS: Primitive Mechanisms for Memory Dependence Speculation," MIT/LCS Technical Memo LCS-TM-591, January 6, 1999, 9 pages.	<input type="checkbox"/>
	11	Barua, "Maps: A Compiler-Managed Memory System for Software-Exposed Architectures," PhD Thesis, MIT Laboratory for Computer Science, January 2000, 161 pages.	<input type="checkbox"/>
	12	Barua et al., "Maps: A Compiler-Managed Memory System for Raw Machines," Proceedings of the Twenty-Sixth International Symposium on Computer Architecture (ISCA-26), June, 1999, 12 pages.	<input type="checkbox"/>
	13	Barua et al., "Memory Bank Disambiguation using Modulo Unrolling for Raw Machines," Proceedings of the Fifth International Conference on High Performance Computing, December, 1998, 9 pages.	<input type="checkbox"/>
	14	Moritz, et al., "Hot Pages: Software Caching for Raw Microprocessors," MIT/LCS Technical Memo LCS-TM-599, August, 1999, 12 pages.	<input type="checkbox"/>
	15	Miller, "Software Based Instruction Caching for the RAW Architecture," Master's Thesis, Massachusetts Institute of Technology, May, 1999, 39 pages.	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10602292
Filing Date	2003-06-24
First Named Inventor	Michael B. Doerr
Art Unit	2181
Examiner Name	Meonske, Tonia L.
Attorney Docket Number	5860-00101

TLMD	16	Taylor et al., "How to build scalable on-chip ILP networks for a decentralized architecture," MIT/LCS Technical Memo MIT-LCS-TM-628, April 2000, 15 pages.	<input type="checkbox"/>
	17	Taylor et al., "Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures," MIT/LCS Technical Report LCS-TR-859, July 2002, 20 pages.	<input type="checkbox"/>
	18	Taylor, "Design Decisions in the Implementation of a Raw Architecture Workstation," Master's Thesis, Massachusetts Institute of Technology, September, 1999, 90 pages.	<input type="checkbox"/>
	19	Moritz et al., "Exploring Optimal Cost-Performance Designs for Raw Microprocessors," Proceedings of the International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 98), April 1998, 16 pages.	<input type="checkbox"/>
	20	Agarwal et al., "The Raw Compiler Project," Proceedings of the Second SUIF Compiler Workshop, Stanford, CA, 1997, 12 pages.	<input type="checkbox"/>
	21	PARKER, "A component-based architecture for parallel multi-physics PDE simulation," Future Generations Computer Systems, Elsevier Science Publishers, volume 22, no. 1-2, 2006, pages 204-216.	<input type="checkbox"/>
	22	AGARWAL, ANANT, ET AL., "The MIT Alewife Machine", Proceedings of the IEEE, Vol. 87, No. 3, March 1999, pages 430-444.	<input type="checkbox"/>
	23	HOUZET, D. ET AL., "A shared memory model on a cluster of PCs", Microprocessors and Microsystems, IPC Business Press Ltd. London, volume 23, no. 3, October 1, 1999, pages 125-134.	<input type="checkbox"/>
	24	KIMELMAN, D. ET AL., "Visualizing the Execution of High Performance Fortran (HPF) Programs", Proceedings of the 9th International Parallel Processing Symposium, Santa Barbara, CA, April 25-28, 1995, IEEE Computer Society, Los Alamitos, CA, April 25, 1995, pages 750-759.	<input type="checkbox"/>

If you wish to add additional non-patent literature document citation information please click the Add button

EXAMINER SIGNATURE

Examiner Signature	/Tonia L. M. Dollinger/	Date Considered	04/13/2008
--------------------	-------------------------	-----------------	------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10602292
Filing Date	2003-06-24
First Named Inventor	Michael B. Doerr
Art Unit	2181
Examiner Name	Meonske, Tonia L.
Attorney Docket Number	5860-00101

¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.